







SmartScope

Schematics


Dec rev 1.1

Contents







P2	TopLevel
P3	USB Controller
P4	FPGA
P5	SDRAM
P6	AUX Connector
P7	DAC
P8	ADC
P9	Power management




Title		
SmartScope - TopLevel		
Size	Number	Revision
A3		V3.7
Date:	9/02/2015	Sheet of
File:	E:\Scope\...\TopLevel.SchDoc	Drawn By:
	RGR	




Title		
SmartScope - USB Microcontroller		
Size	Number	Revision
A3		V3.7
Date:	9/02/2015	Sheet of
File:	E:\Scope...\PIC_USB.SchDoc	Drawn By: RGR





Title			SmartScope - FPGA		
Size	Number	Revision		v3.1	
A2					
Date:	9/2/2015	Sheet of			
File:	E:\Scope_FPGA_08_SchDoc	Drawn By:	rgr		




Title SmartScope - SDRAM		
Size A3	Number	Revision v3.7
Date: 9/02/2015	Sheet of	
File: E:\Scope\...\SDRAM.SchDoc	Drawn By: RGR	













Title		
SmartScope - AUX Connector		
Size	Number	Revision
A3		V3.7
Date:	9/02/2015	Sheet of
File:	E:\Scope\...\AUX_Connector.SchDoc	Drawn By: RGR



Title SmartScope - DAC		
Size A3	Number	Revision v3.7
Date: 9/02/2015	Sheet of	
File: E:\Scope...\DAC.SchDoc	Drawn By: RGR	



Title SmartScope - ADC		
Size A3	Number	Revision V3.7
Date: 9/02/2015	Sheet of	
File: E:\Scope\...\ADC.SchDoc	Drawn By: RJR	



Title SmartScope - Power management		
Size A3	Number	Revision v3.7
Date: 9/02/2015	Sheet of	
File: E:\Scope...\PowerGen.SchDoc	Drawn By: RGR	